The following sequential circuit has two negative-edge-triggered flip-flops. Complete the timing diagram and clearly indicate the level changes at every clock transition. QI 110 Q2 82 QI Q1 Q2 Q2 Clr CK CK J1 KI T2 Clock X Clr Clock X=JI KI Q1 T2 Q2 Z