Questions Design a 8-to-1-line multiplexer using a 3-to-8-line decoder and 8 x 2 AND-ORS. The 3-to-8 -line decoder must be designed by using design hierarchy and collections of AND gates.